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1.  Introduction 
       Silicon  single  electron  devices  (SEDs)  have 
been studied widely for various applications due to 
their low power consumption and mul-
ti-functionality [1]. One of the common ap-
proaches to realize single electron devices in sili-
con is to use very narrow doped silicon channels. 
In these devices, islands are formed either by the 
surface roughness and/or random dopants or lateral 
structural confinement [1, 2]. But, these devices 
often exhibit multiple tunnel junction (MTJ) be-
haviours irrelevant to their geometrical shapes [3]. 
The MTJ characteristics are attributed to the for-
mation of additional tunnel junctions and dots in 
the narrow channel confinement regions due to 
potential fluctuation induced by the random 
dopants or surface roughness. In this paper, we 
demonstrate that it is possible to overcome the 
issue of uncontrolled MTJ formation by fabricating 
extremely short and narrow bottleneck-shaped 
constrictions with low surface disorder.       
2.  Fabrication Process  
       We used an SOI wafer with a 40-nm-thick Si 
layer (P-doped of ~10
19 cm
-3) and a 200-nm-thick 
buried-oxide (BOX) layer. Lateral constrictions in 
the channel were patterned by using the electron 
beam lithography and subsequent reactive ion 
etching. After etching, thermal oxidation was done 
at 1000 °C to passivate the surface states and to 
reduce the effective thickness of SOI. An SEM 
image of the typical fabricated device structure is 
shown in Fig.1 (a). The bright and dark regions 
indicate SOI and BOX layers, respectively. Fa-
bricated lateral constriction length and width are 60 
and 30 nm for Device A [Fig. 1(b)] and 25 and 30 
nm for Device B [Fig. 1(c)], respectively. 
3.  Measurement Results and Discussion  
       Fig. 2 shows the contour plot of the differential 
conductance as a function of Vd and VG3 for De-
vice A. A virtually uniform oscillation period ma-
nifests that a single charging island is responsible 
for the Coulomb oscillation. It should be noticed 
that there is no periodic lifting blockade. It is at-
tributed to the formation of additional multiple dots 
in the narrow lateral constriction regions due to the 
random potential induced by the dopants. Fig. 3 
shows the drain current with respect to VG3 meas-
ured at various temperatures for Device A. It can 
be seen that the Coulomb oscillation with the os-
cillation period of ~125 mV (superimposed on the 
drain current) gradually disappears with the in-
crease in temperature. This indicates that shorter 
Coulomb oscillation period is due to the island 
defined by the lateral confinement of the channel. 
As expected, anomalous oscillation due to the 
smaller multiple dots induced by dopants disap-
peared at a higher temperature. 
      Fig. 4 shows the Id Vs VG1 for Device B at 
various Vd. The coulomb oscillation with a single 
oscillation period was observed over a wide gate 
voltage range. Periodic lifting of Coulomb block-
ade, for a wide range of VG3 voltage in the diffe-
rential conductance plot for Device B (Fig. 5), in-
dicates the presence of exactly one island in the 
channel (horizontal white stripes are due to our 
measuring instrument limitation). This is presum-
ably because that very short constrictions (35 nm 
shorter than Device A) prevents the formation of 
the dopant-induced MTJs. The drain current con-
tour plotted as a function of two side gate voltages 
(VG1 and VG2) is shown in Fig. 6 for Device B. 
Parallel current peak lines with about 59 energy 
levels are clearly seen, proving that formation of 
multiple dots is suppressed.    
 4. Conclusion 
       The  SEDs  with  relatively  long  constriction 
regions invariably exhibit the MTJ characteristics 
due to the dopant induced potential fluctuation. We 
clarified that the formation of such uncontrolled 
MTJs can be avoided by making the constrictions extremely short and with low surface roughness. 
References 
[1]  Y. Takahashi et al  J. Phys.: Condens. Matter, 14 
R995-R1033 (2002). 
[2]  R. A. Smith and H. Ahmed, J. Appl. Phys. 81, 2699 
(1997). 
[3]  R. Augke et al Appl. Phys. Lett. 76, 2065 (2000). 
Acknowledgement 
The authors thank Y. Kawata for the helpful discussions. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.1. a) SEM image of the fabricated silicon SET, b) De-
vice A dot region (scale bar: 60nm) c) Device B dot region 
(scale bar: 50nm). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2 Differential conductance plot of Device A as a function 
of Vd and VG3 with VG1= VG2 = 0V at 4.5K.    
 
 
 
 
 
 
 
 
 
 
 
Fig. 3 Drain current plot as function of VG3for various tem-
peratures for Device A at Vd = 10mV. 
 
 
Fig. 4 Drain current as a function of VG1 for the drain voltages 
from 1mV (top) to -1mV (bottom) at 4.2K for Device B. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5 Differential conductance plot of Device B as a function 
of Vd and VG3 with VG1= VG2 = 0V at 4.2K. Horizontal white 
stripes are due to our measuring instrument limitation. 
Fig. 6 Contour plot of drain current vs VG1 and VG2 at 4.2 K of 
Device B with Vd = 0.1 mV, VG3=0 V. 